Equality Saturation: Term Extraction and an Application to Network Synthesis General Exam: Deyuan (Mike) He

Examination Committee Prof.Aarti Gupta (Advisor) **Prof.Andrew Appel**

April 16, 2024

Prof.Mae Milano



- 1. Brief introduction to equality saturation
- 2. Term Extraction for equality saturation (Part A)
- 3. Applying equality saturation for network resource synthesis (Part B)
- 4. (If time permits) Ongoing project of invariant synthesis for distributed systems

Outline



Compiler optimizations are hard to design

Inlining

Constant folding

Vectorize loop



Load store forwarding



Compiler optimizations are hard to design

| Constant folding | Vector |
|--------------------------|--------------|
| Vectorize loop | Inli |
| Inlining | Consta |
| Code motion | Loac forw |
| Load store forwarding | Code |

Which order to choose? Phase Ordering Problem

orize loop

lining

ant folding

d store varding

e motion

Load store forwarding

Code motion

Constant folding

Vectorize loop

Inlining



Compiler optimizations are hard to design GCC's passes.def

INSERT_PASSES_AFTER (all_regular_ NEXT_PASS (pass_nalyzer); NEXT_PASS (pass_ipa_odr); NEXT_PASS (pass_ipa_tri); NEXT_PASS (pass_ipa_tri); NEXT_PASS (pass_ipa_tri); NEXT_PASS (pass_ipa_devirt); NEXT_PASS (pass_ipa_tri); /* This pass needs to be schedule NEXT_PASS (pass_ipa_single_use); /* Condat privatization come last symbols are not allowed outsid would result in missed optimiz); Description of pass structure Copyright (C) 1987-2024 Free Software Foundation. Inc. his file is part of GCC. CC is free software; you can redistribute it and/or modify it unde ne terms of the GNU General Public License as published by the Fre oftware Foundation; either version 3, or (at your option) any late ersion. GCC is distributed in the hope that it will be useful, but WITHOUT ANY ARRANTY; without even the implied warranty of MERCHANTABILITY or ITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License more details. You should have received a copy of the GNU General Public License along with GCC; see the file COPYING3. If not see <http://www.gnu.org/licenses/s. */ cros that should be defined when using this file: NEXT_PASS (pass_ipa_comdats); TERMINATE_PASS_LIST (all_regula INSERT_PASSES_AFTER (PASS) PUSH_INSERT_PASSES_WITHIN (PASS) POP_INSERT_PASSES () NEXT_PASS (PASS) TERMINATE_PASS_LIST (PASS) /* Simple IPA passes executed a
 passes are executed after pa compiled unit. */ ERT_PASSES_AFTER (all_late_ip EXT_PASS (pass_ipa_pta); EXT_PASS (pass_omp_simd_clone) ERMINATE_PASS_LIST (all_late_i /* All passes needed to lower the function into shape optimizers can operate on. These passes are always run first on the function, but backend might produce already lowered functions that are not processed /* These passes are run after 1 by these passes. */ SERT_PASSES_AFTER (all_lowering_passes) INSERT_PASSEs_AFTER (alt_lowering_passes) NEXT_PASS (pass_warn_unused_result); NEXT_PASS (pass_diagnose_omp_blocks); NEXT_PASS (pass_diagnose_tm_blocks); NEXT_PASS (pass_oper_omp); NEXT_PASS (pass_lower_omp); NEXT_PASS (pass_lower_off); NEXT_PASS (pass_lower_th); NEXT_PASS (pass_lower_th); NEXT_PASS (pass_lower_th); NEXT_PASS (pass_coroutine_lower_builtins); NEXT_PASS (pass_coroutine_tower_builtins); NEXT_PASS (pass_coroutine_tower_th); NEXT_PASS (pass_coroutine_early_expand_ifns); NEXT_PASS (pass_coroutine_early_expand_ifns); output to the assembler file SERT_PASSES_AFTER (all_passes NEXT_PASS (pass_txup_cf);
 NEXT_PASS (pass_lower_ch_dispatc
 NEXT_PASS (pass_lower_ch_dispatc);
 NEXT_PASS (pass_omp_device_lower
 NEXT_PASS (pass_omp_target_link);
 NEXT_PASS (pass_omp_target_link);
 NEXT_PASS (pass_adl_ust_alignment
 NEXT_PASS (pass_adl_ost_alignment);
 NEXT_PASS (pass_adl_ost_alignment);
 NEXT_PASS (pass_adl_ost_alignment);
 NEXT_PASS (pass_adl_ost_alignment);
 NEXT_PASS (pass_adl_ost_alignment);
 NEXT_PASS (pass_cstrip_predict);
 NEXT_PASS (pass_cstrip_predict);
 NEXT_PASS (pass_cstrip_predict);
 NEXT_PASS (pass_strip_predict);
 NEXT_PASS (pass_spost_ipa_warn /* Must run before loop unrol
 NEXT_PASS (pass_scm_adl_ost_pass_sho
 use of profile. */
 NEXT_PASS (pass_rebuild_frequiner);
 NEXT_PASS (pass_frepass_rebuild_diss);
 NEXT_PASS (pass_frepass_post_ipa_sbild);
 NEXT_PASS (pass_frepass_post_ipa_sbild_diss);
 NEXT_PASS (pass_frepass_post_ipa);
 NEXT_PASS (pass_frepass_post_ipa);
 NEXT_PASS (pass_frepass_post_ipa);
 NEXT_PASS (pass_frepass_post_ipa);
 NEXT_PASS (pass_frepass_post_ipa);
 NEXT_PASS (pass_frepass_post_ipa);
 NEXT_PASS (pass_stree_phil;
 NEXT_PASS (pass_stree_phil;
 NEXT_PASS (pass_cost_in);
 NEXT_PASS (pass_clower_bitint);
 NEXT_PASS (pass_cost_in);
 IEXT_PASS (pass_expand_omp); IEXT_PASS (pass_build_cgraph_edges); IEXT_PASS (pass_build_cgraph_edges); IERMINATE_PASS_LIST (all_lowering_passes) /* Interprocedural optimization passes. */ /* Interprocedural optimization passes. */ INSERT_PASSES_AFTER (all_small_in_passes) NEXT_PASS (pass_ipa_free_lang_data); NEXT_PASS (pass_ipa_trub_mode); NEXT_PASS (pass_pastrub_mode); NEXT_PASS (pass_passes); PUSH_INSERT_PASSE_SuitId_ssa_passes) NEXT_PASS (pass_fixup_cfg); NEXT_PASS (pass_puid_ssa); NEXT_PASS (pass_valloca, /*strict_mode_p=*/true); NEXT_PASS (pass_valloca, /*strict_mode_p=*/true); NEXT_PASS (pass_valloca, /*strict_mode_p=*/true); NEXI_PASS (pass_walloca, /*strict_mode_p=*/tru NEXT_PASS (pass_warn_printf); NEXT_PASS (pass_warn_unnintialized); NEXT_PASS (pass_early_warn_unnintialized); NEXT_PASS (pass_warn_access, /*early=*/true); NEXT_PASS (pass_ubsan); NEXT_PASS (pass_rebuild_cgraph_edges); POP_INSERT_PASSES () NEXT_PASS [pass_local_optimization_passes);
PUSH_INSERT_PASSES_WITHIN (pass_local_optimization_passes)
NEXT_PASS (pass_fixup_crg);
NEXT_PASS (pass_rebuild_cgraph_edges);
NEXT_PASS (pass_local_fn_summary);
NEXT_PASS (pass_orglu_sblock); XT_PASS (pass_early_inline); NEXT_PASS (pass_early_precursion); NEXT_PASS (pass_warr_recursion); NEXT_PASS (pass_all_early_optimizations); PUSH_INSERT_PASSEs_WITHIN (pass_all_early_optimizations) NEXT_PASS (pass_remove_cgraph_callee_edges); NEXT_PASS (pass_erly_object_sizes); /* Don't record nonzero bits before IPA to avoid /* Uon t record honzero bits before IPA to avoid using too much memory. */ NEXT_PASS (pass_ccp, false /* nonzero_p */); /* After CCP we rewrite no longer addressed locals into SSA form if possible. */ NEXT_PASS (pass_convprop); NEXT_PASS (pass_early_thread_jumps, /*first=*/true); NEXT_PASS (pass_conv_thread_jumps, /*first=*/true); NEXI_FASS (pass_ear(y_tnread_jumps, /*11rst=*/true); NEXT_FASS (pass_ra_ear(y); /* pass_build_ealias is a dummy pass that ensures that we execute ToDO_rebuild_alias at this point. */ NEXT_FASS (pass_build_ealias); /* Do phiprop before FRE so we optimize std::min and std::max well. NEXT_FASS (pass_build_ealias); /* Do phiprop before FRE so we optimize std::min and std::max we NEXT_PASS (pass_phiprop); NEXT_PASS (pass_net, true /* may_iterate */); NEXT_PASS (pass_early_vrp); NEXT_PASS (pass_early_vrp); NEXT_PASS (pass_dede, false /* update_address_taken_p */); NEXT_PASS (pass_cd_dee, false /* update_address_taken_p */); NEXT_PASS (pass_cd_dee, false /* update_address_taken_p */); NEXT_PASS (pass_tail_recursion); NEXT_PASS (pass_tail_recursion); NEXT_PASS (pass_tail_recursion); NEXT_PASS (pass_cd_dee, false /* update_address_taken_p */); NEXT_PASS (pass_tail_recursion); NEXT_PASS (pass_tail_recursion); NEXT_PASS (pass_convert_switch); NEXT_PASS (pass_convert_switch); NEXT_PASS (pass_sconvert_switch); NEXT_PASS (pass_sconvert); NEXT_PASS (pass_local_pure_const); NEXT_PASS (pass_local_pure_const); NEXT_PASS (pass_nodref); /* Split functions creates parts that are not run through * Split functions creates parts that are not run through early optimizations again. It is thus good idea to do this late. */ NEXT_PASS (pass_split_functions); NEXT_PASS (pass_strip_predict_hints, true /* early_p */); INSERT PASSES () release ssa names): NEXT_PASS (pass_rebuild_cgraph_edge NEXT_PASS (pass_local_fn_summary); POP_INSERT_PASSES ()

500+ LoC to define the order

https://github.com/gcc-mirror/gcc/blob/master/gcc/passes.def

| INSERT_PASSES_AFTER (all_regular_ipa_passes) IEXT PASS (pass analyzer); | NEXI_PASS (pass_tree_loop); PUSH_INSERT_PASSES_WITHIN (pass_tree_loop) |
|---|--|
| <pre>IEXT_PASS (pass_ipa_odr); IEXT_PASS (pass_ipa_whole program visibility);</pre> | <pre>/* Before loop_init we rewrite no longer addressed locals into SSA form if possible. */</pre> |
| <pre>IEXT_PASS (pass_ipa_mote_program_visibility); IEXT_PASS (cass_ipa_profile);</pre> | NEXT_PASS (pass_tree_loop_init); NEXT_PASS (pass_tree_upswitch); |
| IEXT_PASS (pass_1pa_1CT); IEXT_PASS (pass_ipa_devirt); | NEXT_PASS (pass_loop_split); |
| IEXT_PASS (pass_ipa_cp); IEXT_PASS (pass_ipa_sra); | NEXI_PASS (pass_scev_cprop); NEXT_PASS (pass_loop_versioning); |
| <pre>IEXT_PASS (pass_ipa_cdtor_merge); IEXT_PASS (pass_ipa_fp_summary);</pre> | <pre>NEXT_PASS (pass_loop_jam); /* All unswitching, final value replacement and splitting can expose</pre> |
| IEXT_PASS (pass_ipa_inl_summary); IEXT_PASS (pass_ipa_inline); | empty loops. Remove them now. */ |
| IEXT_PASS (pass_1pa_pure_const); IEXT_PASS (pass_ipa_modref); | NEXT_PASS (pass_cu_uce, facse /* update_address_taken_p *//, NEXT_PASS (pass_iv_canon); |
| <pre>IEXT_PASS (pass_ipa_free_fn_summary, false /* small_p */); IEXT_PASS (pass_ipa_reference);</pre> | <pre>NEXT_PASS (pass_loop_distribution); NEXT_PASS (pass_linterchange);</pre> |
| <pre>(* This pass needs to be scheduled after any IP code duplication. */ VTT Discover and the scheduled after any IP code duplication.</pre> | NEXT_PASS (pass_copy_prop); NEXT_PASS (nass_graphite); |
| #EXI_PASS (pass_ipa_single_use); /* Comdat privatization come last, as direct references to comdat local | PUSH_INSERT_PASSES_WITHIN (pass_graphite) |
| symbols are not allowed outside of the comdat group. Privatizing early would result in missed optimizations due to this restriction. */ | NEXT_PASS (pass_graphite_transforms); NEXT_PASS (pass_lim); |
| <pre>IEXT_PASS (pass_ipa_comdats); IEPMINATE PASS LIST (all regular ipa passes)</pre> | NEXT_PASS (pass_copy_prop); NEXT_PASS (pass_dce): |
| | POP_INSERT_PASSES () |
| * Simple IPA passes executed after the regular passes. In WHOPR mode the passes are executed after partitioning and thus see just parts of the | NEXT_PASS (pass_paratterize_toops, fatse /* bacc_kernets_p */), NEXT_PASS (pass_expand_omp_ssa); |
| compiled unit. */ INSERT PASSES AFTER (all late ipa passes) | NEXT_PASS (pass_ch_vect); NEXT_PASS (pass_if_conversion); |
| <pre>IEXT_PASS (pass_ipa_pta);</pre> | <pre>/* pass_vectorize must immediately follow pass_if_conversion. Please do not add any other passes in between. */</pre> |
| EXI_PASS (pass_omp_simd_clone); TERMINATE_PASS_LIST (all_late_ipa_passes) | NEXT_PASS (pass_vectorize); |
| * These passes are run after IPA passes on every function that is being | NEXT_PASS (pass_dce); |
| output to the assembler file. */ | POP_INSERT_PASSES () NEXT PASS (pass predcom): |
| <pre>IEXT_PASS (pass_fixup_cfg);</pre> | NEXT_PASS (pass_complete_unroll); |
| IEXT_PASS (pass_lower_eh_dispatch); IEXT_PASS (pass_oacc_loop_designation); | PUSH_INSERT_PASSES_WITHIN (pass_pre_slp_scalar_cleanup) |
| <pre>IEXT_PASS (pass_omp_oacc_neuter_broadcast); IEXT_PASS (pass_oacc_device_lower);</pre> | NEXT_PASS (pass_fre, false /* may_iterate */); NEXT_PASS (pass_dse); |
| <pre>IEXT_PASS (pass_omp_device_lower);</pre> | POP_INSERT_PASSES () NEXT_PASS (nass slo vectorize): |
| IEXT_PASS (pass_omp_target_tink); IEXT_PASS (pass_adjust_alignment); | NEXT_PASS (pass_loop_prefetch); |
| <pre>IEXT_PASS (pass_harden_control_flow_redundancy); IEXT_PASS (pass all optimizations);</pre> | <pre>/* Run IVOPIs after the last pass that uses data-reference analysis as that doesn't handle TARGET_MEM_REFs. */</pre> |
| USH_INSERT_PASSES_WITHIN (pass_all_optimizations) | NEXT_PASS (pass_iv_optimize); NEXT_PASS (pass_lim): |
| /* Initial scalar cleanups before alias computation. | <pre>NEXT_PASS (pass_tree_loop_done); pop_twister_passes ()</pre> |
| They ensure memory accesses are not indirect wherever possible. */ NEXT_PASS (pass_strip_predict_hints, false /* early_p */); | /* Pass group that runs when pass_tree_loop is disabled or there |
| <pre>NEXT_PASS (pass_ccp, true /* nonzero_p */); /* After CCP we rewrite no longer addressed locals into SSA</pre> | are no loops in the function. */ NEXT_PASS (pass_tree_no_loop); |
| form if possible. */ | PUSH_INSERT_PASSES_WITHIN (pass_tree_no_loop) NEXT_PASS (pass_slp_vectorize): |
| NEXT_PASS (pass_object_sizes); NEXT_PASS (pass_post_ipa_warn); | POP_INSERT_PASSES () |
| /* Must run before loop unrolling. */ NEXT PASS (pass warn access, /*early≕*/true); | NEXT_PASS (pass_simuld_cteanup); NEXT_PASS (pass_lower_vector_ssa); |
| /* Profile count may overflow as a result of inlinining very large | NEXT_PASS (pass_lower_switch); NEXT_PASS (pass_cse_sincos); |
| use of profile. */ | NEXT_PASS (pass_cse_reciprocals); |
| NEXT_PASS (pass_rebuild_frequencies); NEXT_PASS (pass_complete_unrolli); | NEXT_PASS (pass_reass); raise /* early_p *//, NEXT_PASS (pass_strength_reduction); |
| NEXT_PASS (pass_backprop); NEXT_PASS (pass_phiprop); | NEXT_PASS (pass_split_paths); NEXT_PASS (pass_tracer); |
| NEXT_PASS (pass_forwprop); | NEXT_PASS (pass_fre, false /* may_iterate */); /* After late FBE we rewrite no longer addressed locals into SSA |
| execute TODO_rebuild_alias at this point. */ | form if possible. */ |
| NEXT_PASS (pass_build_alias); NEXT_PASS (pass_return_slot); | NEXT_PASS (pass_timead_jumps, /*first=*/fatse); NEXT_PASS (pass_dominator, false /* may_peel_loop_headers_p */); |
| NEXT_PASS (pass_fre, true /* may_iterate */); NEXT_PASS (pass_merge_phi): | NEXT_PASS (pass_strlen); NEXT_PASS (pass_thread_jumps_full, /*first=*/false); |
| NEXT_PASS (pass_thread_jumps_full, /*first=*/true); | NEXT_PASS (pass_vrp, true /* final_p */); /* Run CCP to compute alignment and nonzero bits. */ |
| NEXT_PASS (pass_vrp, facse /* finat_p*/); NEXT_PASS (pass_dse); | <pre>NEXT_PASS (pass_ccp, true /* nonzero_p */); NEXT_PASS (cass_ccp, true /* nonzero_p */);</pre> |
| NEXT_PASS (pass_dce); /* pass_stdarg is always run and at this point we execute | NEXT_PASS (pass_warn_restrict); NEXT_PASS (pass_dse); |
| TODO_remove_unused_locals to prune CLOBBERs of dead | NEXT_PASS (pass_dce, true /* update_address_taken_p */); /* After late DCE we rewrite no longer addressed locals into SSA |
| NEXT_PASS (pass_stdarg); | form if possible. */ NEXT PASS (pass forwprop): |
| NEXT_PASS (pass_cselim); | NEXT_PASS (pass_sink_code, true /* unsplit edges */); |
| NEXT_PASS (pass_copy_prop); NEXT_PASS (pass_tree_ifcombine); | NEXT_PASS (pass_fold_builtins); |
| NEXT_PASS (pass_merge_phi); NEXT_PASS (pass_phiont_false /* early_n */); | NEXT_PASS (pass_optimize_widening_mul); NEXT_PASS (pass_store_merging); |
| NEXT_PASS (pass_tail_recursion); | <pre>/* If DCE is not run before checking for uninitialized uses, we may get false warnings (e.g., testsuite/gcc.dg/uninit=5.c).</pre> |
| NEXT_PASS (pass_tower_complex); | However, this also causes us to misdiagnose cases that should be |
| NEXT_PASS (pass_lower_bitint); NEXT_PASS (pass_sra); | NEXT_PASS (pass_cd_dce, false /* update_address_taken_p */); |
| <pre>/* The dom pass will also resolve allbuiltin_constant_p calls that are still there to 0. This has to be done after some</pre> | NEXT_PASS (pass_sccopy); NEXT_PASS (pass_tail_calls); |
| propagations have already run, but before some more dead code | <pre>/* Split critical edges before late uninit warning to reduce the number of false positives from it. */</pre> |
| trying to move or duplicate pass_dominator somewhere earlier. */ | NEXT_PASS (pass_split_crit_edges); |
| NEXT_PASS (pass_thread_jumps, /*first=*/true); NEXT_PASS (pass_dominator, true /* may_peel_loop_headers_p */); | NEXT_PASS (pass_local_pure_const); |
| /* Threading can leave many const/copy propagations in the IL. Clean them up. Failure to do so well can lead to false | NEXI_PASS (pass_modret); /* uncprop replaces constants by SSA names. This makes analysis harder |
| positives from warnings for erroneous code. */ | and thus it should be run last. */ NEXT PASS (pass uncorop): |
| /* Identify paths that should never be executed in a conforming | POP_INSERT_PASSES () |
| program and isolate those paths. */ NEXT_PASS (pass_isolate_erroneous_paths); | PUSH_INSERT_PASSES_WITHIN (pass_all_optimizations_g) |
| NEXT_PASS (pass_reassoc, true /* early_p */); NEXT PASS (pass dce); | /* Ine idea is that with -Ug we do not perform any IPA optimization so post-IPA work should be restricted to semantically required |
| NEXT_PASS (pass_forwprop); | passes and all optimization work is done early. */ |
| NEXT_PASS (pass_ccp, true /* nonzero_p */); | NEXT_PASS (pass_strip_predict_hints, false /* early_p */); |
| <pre>/* Atter CCP we rewrite no longer addressed locals into SSA form if possible. */</pre> | NEXT_PASS (pass_lower_complex); |
| NEXT_PASS (pass_expand_powcabs); NEXT_PASS (pass_optimize_bswap): | NEXI_PASS (pass_lower_bitint); NEXT_PASS (pass_lower_vector_ssa); |
| NEXT_PASS (pass_laddress); | NEXT_PASS (pass_lower_switch); /* Perform simple scalar cleanup which is constant/conv propagation */ |
| NEXI_FASS (pass_lim); NEXT_PASS (pass_walloca, false); | NEXT_PASS (pass_ccp, true /* nonzero_p */); |
| NEXT_PASS (pass_pre); NEXT_PASS (pass_sink_code. false /* unsplit edues */): | NEAL_RASS (pass_post_ipa_warn); NEXT_PASS (pass_object_sizes); |
| NEXT_PASS (pass_sancov); NEXT_PASS (cass_sancov); | <pre>/* Fold remaining builtins. */ NEXT PASS (pass fold builtins);</pre> |
| NEXT PASS (pass tsan): | NEXT_PASS (pass_strlen); |



Compiler optimizations are hard to design Observation: program transformations are destructive



$$(X \times 2) \div 2$$







Tate, R., et al, "Equality Saturation: a New Approach to Optimization," in Logical Methods in Computer Science, 2011. Willsey, M., et al. "egg: Fast and extensible equality saturation," in Proceedings of the ACM on Programming Languages, vol. 5, no. POPL, pp. 1–29, 2021.

Equality Saturation

Non-destructive rewriting

Equality Saturation

Convert to an e-graph

Tate, R., et al, "Equality Saturation: a New Approach to Optimization," in *Logical Methods in Computer Science*, 2011. Willsey, M., et al. "egg: Fast and extensible equality saturation," in *Proceedings of the ACM on Programming Languages*, vol. 5, no. POPL, pp. 1–29, 2021.



Rewrite Rules

Equality Saturation



Tate, R., et al, "Equality Saturation: a New Approach to Optimization," in *Logical Methods in Computer Science*, 2011. Willsey, M., et al. "egg: Fast and extensible equality saturation," in *Proceedings of the ACM on Programming Languages*, vol. 5, no. POPL, pp. 1–29, 2021.

Rewrite till saturation / timeout

Focus of our work (Part A)

Term

Extraction

Rewrite Rules

Equality Saturation and E-Graphs Converting terms to E-Graphs





Equality Saturation and E-Graphs Program Transformations with Syntactic Rewrites



Non-destructive rewriting



Equality Saturation and E-Graphs Term Extraction

1. Assign a cost for each E-Node





Equality Saturation and E-Graphs Term Extraction

1. Assign a cost for each E-Node





Equality Saturation and E-Graphs Term Extraction

1. Assign a cost for each E-Node

2.Pick the min-cost term **Attempt: Greedy**





Tate, R., et al, "Equality Saturation: a New Approach to Optimization," in Logical Methods in Computer Science, 2011. Willsey, M., et al. "egg: Fast and extensible equality saturation," in Proceedings of the ACM on Programming Languages, vol. 5, no. POPL, pp. 1–29, 2021.

$$(X << 1) \div 2$$

Cost = 10 + 4 + 1 = 15

s That It?







5

Term Extraction When Greedy Fails



Greedy: 11 + 8 + 5 + 5 = 29



Previous work: ILP-based extraction

Root Constraint:

Extract at least one E-Node from the Root E-Class

Children Constraints:

If an E-Node n is extracted, then for all E-Class C, if C

is a child of *n*, then extract at least one E-Node from *C*

Objective: Minimize the sum of costs of extracted E-Node



Previous work: ILP-based extraction

Variables: v_x for each e-node x

 \mathcal{X}

Objective: Root Constraint: min $\sum cost(x) \cdot v_x$

Children Constraints:

for each chil



$$-v_x + \sum_{y \in C_i} v_y \ge 1$$

d C_i of x



Previous work: ILP-based extraction Cycles



How to avoid infinite expansions?



Previous work: ILP-based extraction Topological Order Constraints

Variables: v_x for each e-node x



Root Constraint:

Children Constraints: $-v_x + \sum v_y \ge 1$

for each child C_i of x



Previous work: ILP-based extraction Topological Order Constraints

Variables: v_x , o_x for each e-node x

Topological order

Objective: $\min \sum_{x} \operatorname{cost}(x) \cdot v_{x}$ **Root Constraint:** $\sum_{x \in \mathbf{Root}} v_x \ge 1$

Children Constraints: $-v_x + \sum v_y \ge 1$

for each child C_i of x

Topological order constraints: $o_y \ge o_x + 1$ (if $v_x = 1$), (y is in some children of x)



Previous work: ILP-based extraction Topological Order Constraints

Variables: v_x , o_x for each e-node x

Topological order

Objective: $\min \sum \operatorname{cost}(x) \cdot v_x$ ${\mathcal X}$

Root Constraint: $\sum v_x \ge 1$

Children Constraints: $-v_x + \sum v_y \ge 1$

for each child C_i of x

Topological order constraints: $o_v + (1 - v_x) \cdot L \ge o_x + 1$ (y is in some children of x)

Variables: O(n)**# Constraints:** O(n)

Yichen Yang, Phitchaya Mangpo Phothilimtha, Yisu Remy Wang, Max Willsey, Sudip Roy, Jacques Pienaar. "Equality Saturation for Tensor Graph Superoptimization." (2021).



L is a large enough constant



E Search Space: $O(2^n + n^n)$

Our solution 1: ILP + Acyclicity constraints







Works well when number of cycles is reasonable

Acyclicity constraints





ILP formulation



Solution 1: ILP + Acyclicity constraints

Variables: v_x for each e-node x

Root Constraint: $\sum v_x \ge 1$ bjective: min $\sum cost(x) \cdot v_x$ **Objective:** x∈Root **Children Constraints:** $-v_x + \sum v_y \ge 1$ ${\mathcal X}$ $y \in C_i$

Acyclicity Constraints:

Variables: O(n)

Constraints: $O(n \cdot \text{#cycles})$

for each child C_i of x

Acyclicity constraints in **ILP** formulation

Search Space: $O(2^n)$ _ _ _ _ _ _ _ _ _ _ _ _ _





Constraints: $O(n \cdot \text{#cycles})$ **# Variables:** O(n)Search Space: $O(2^n)$

Solution 2: Weighted Partial MaxSAT

- For each E-Node x, create a boolean variable v_x
 - v_x is $\top \Leftrightarrow x$ is in the extracted term



Maximizing weight of unextracted E-Nodes



Term extraction Complexity

- Solution 1 (ILP-ACyc): ILP formulation with acyclic constraints
- Solution 2 (WPMAXSAT): Weighted partial MaxSAT formulation with acyclic constraints
- Previous work (ILP-Topo): ILP with topological order constraints

| Encoding | # Variables | # Constraints | Search Space Complexity | |
|----------------------|-------------|---------------|-----------------------------------|--------------------------------|
| ILP-ACyc WPMAXSAT | O(n) | O(nk) | <i>O</i> (2 ^{<i>n</i>}) | Same solution sp |
| ILP-Topo | O(n) | O(n) | $O(2^n + n^n)$ | |
| <i>n</i> : number | of E-Nodes | k: number of | f E-Class cycles – | Potentially Exponential |



Term extraction Evaluation benchmarks

Empirically

Implemented a prototype in the egg [1] framework MobileNetV2, ResMLP, ResNet-18, ResNet-50, EfficientNet

Rewrite rules from Glenside [2]

- Image-to-column (im2col) only
- Image-to-column (im2col) + simplifications (operator fusion, reordering, etc.)



Willsey, M., et al. "egg: Fast and extensible equality saturation," in Proceedings of the ACM on Programming Languages, vol. 5, no. POPL, pp. 1–29, 2021. [2] Smith, Gus Henry, Andrew, Liu, Steven, Lyubomirsky, Scott, Davidson, Joseph, McMahan, Michael, Taylor, Luis, Ceze, Zachary, Tatlock. "Pure tensor program rewriting via access patterns (representation pearl)." Proceedings of the 5th ACM SIGPLAN International Symposium on Machine Programming. ACM, 2021.

- Workload: term extraction after equality saturation on tensor programs (DNNs) including



Im2col of a 3x3 input for a 2x2 kernel



Term extraction **Benchmark statistics**

| Unit: 1,000 | MobileNetV2 | | ResMLP | | ResNet-18 | | ResNet-50 | | EfficientNet | |
|--------------------|-------------|------------------|--------|------------------|-----------|------------------|-----------|------------------|--------------|-----------------|
| | Im2Col | Im2Col+ SIMPL | Im2Col | Im2Col+ SIMPL | Im2Col | Im2Col+ SIMPL | Im2Col | Im2Col+ SIMPL | Im2Col | Im2Col SIMPL |
| # E-Nodes | 50 | 20 | 40 | 8 | 35 | 8 | 45 | 40 | 50 | 20 |
| # E-Classes | 25 | 6 | 20 | 2.5 | 25 | 3 | 22 | 20 | 20 | 7 |
| # Cycles | 17 | 17 | 15 | 4 | 14 | 4 | 21 | 10 | 16 | 20 |

Statistics of saturated E-Graphs (Unit: 1k)





Mike H., et al, "Improving Term Extraction with Acyclic Constraints," in E-Graph Research, Applications, Practices, and Human-factors Symposium (EGRAPHS'23), 2023.

Term extraction **Evaluation results**

- **Upper:** Image-to-column rewrite rule only
- **Lower:** Image-to-column + simplifications including **Operator fusion, reordering, etc.**

| TILF | P-ACyc | ILP-Topo | Overhead |
|------|--------|----------|----------|
|------|--------|----------|----------|

ILP-Topo timeouts (300s)

- Solving WPMAXSAT and ILP-ACyc is ~3x faster than solving ILP-Topo
- For a larger input, solving ILP-Topo (previous work) timeouts after 300s while solving WPMAXSAT and ILP-ACyc takes a few seconds

Optimality is guaranteed by all encodings





EGRAPHS'23 Workshop paper

https://www.cs.princeton.edu/~dh7120/assets/papers/EGRAPHS2023.pdf





CatsTail: P4 Resource Synthesis using Equality Saturation



Programmable switches





Match-action tables

Bosshart, Pat, Dan, Daly, Glen, Gibb, Martin, Izzard, Nick, McKeown, Jennifer, Rexford, Cole, Schlesinger, Dan, Talayco, Amin, Vahdat, George, Varghese, David, Walker. "P4: programming protocol-independent packet processors". SIGCOMM Comput. Commun. Rev. 44. 3(2014): 87–95. 32



Mapping to programmable switches is hard

P4 Compiler

 \bigcirc

// process packets If match(p.src) p.filtered = 0p.ciallo = ID



Doesn't Fit! Rewrite your program

Abstracts away hardware details Arbitrary computes **Control flows** Any number of logical stages

Fixed-size tables Fixed-function ALUs Fixed number of physical stages Deparser Etc... Stage 2 Stage 3 Match-action tables



Mapping to programmable switches is hard

Challenge 1: Limited # of Stages Challenge 2: Table Dependencies Challenge 3: Targeting different backends



Mapping to programmable switches is hard Challenge 1: Limited # of Stages





Stage 1

Stage 2



Mapping to programmable switches is hard Challenge 1: Limited # of Stages






Mapping to programmable switches is hard Challenge 2: Table Dependencies

Table 1 Reads: f1

R/W Dependencies

(this example) Write-after-Read Read-after-Write Write-after-Write







Mapping to programmable switches is hard **Challenge 3: Targeting different backends**

// process packets If match(p.src) p.filtered = 0p.ciallo = ID





Previous work: CaT



Figure 1: The workflow of the CaT compiler.

Gao, Xiangyu, Divya, Raghunathan, Ruijie, Fang, Tao, Wang, Xiaotong, Zhu, Anirudh, Sivaraman, Srinivas, Narayana, Aarti, Gupta. "CaT: A Solver-Aided Compiler for Packet-Processing Pipelines." Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3. Association for Computing Machinery, 2023. 39



Previous work: CaT



Figure 1: The workflow of the CaT compiler.

Gao, Xiangyu, Divya, Raghunathan, Ruijie, Fang, Tao, Wang, Xiaotong, Zhu, Anirudh, Sivaraman, Srinivas, Narayana, Aarti, Gupta. "CaT: A Solver-Aided Compiler for Packet-Processing Pipelines." Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3. Association for Computing Machinery, 2023.



Resource synthesis via Equality Saturation



Frontend transformation





Frontend transformation

Introduce Table operators to allow table transformations



T1 must be placed before T2



T1 and T2 are put in the same stage



Rewrite rules

Challenge 1: Limited resource

General-purpose program transformations

?x + ?y => ?y + ?x (?x + ?y) + ?z <=> ?x + (?y + ?z)?x + 0 => ?x ~(?x & ?y) => ~?x | ~?y ?x & ?x => ?x **ite**(true, ?x, ?y) => ?x **ite**(false, ?x, ?y) => ?y Etc...

Table Transformations

Table parallelization Subexpression lifting Table merging Etc...

52 Rules

Sivaraman, Anirudh, Alvin, Cheung, Mihai, Budiu, Changhoon, Kim, Mohammad, Alizadeh, Hari, Balakrishnan, George, Varghese, Nick, McKeown, Steve, Licking. "Packet Transactions: High-Level Programming for Line-Rate Switches." Proceedings of the 2016 ACM SIGCOMM Conference. Association for Computing Machinery, 2016.

Challenge 2: Table Dependencies

Challenge 3: Different backends

Synthesis rewrites 1-1 to sketch grammars in CaT (Gao et al.)

?x + ?y => alu_add ?x ?y if **mapped**(?x) & **mapped**(?y)

?V = ite(?x == ?y, ?x + ?z, ?x) => **stateful_alu**(if, ?V, ?x == ?y, ?x + z, ?x) if ...

10 Rules

Tofino: 11 Rules Domino: 21 Rules



Table transformations

Goals:

- Explores different topological orders of applying tables
- Parallelizing table placements
- Decomposing computations
- Eliminate table dependencies



Table transformations Decomposing computations

Seq hdr.value = ite(hdr.f1 + hdr.f2 + C > hdr.f3, **T1 T2** e1, **••••••**••• e2)

Lift computes with depth > 3



Table transformations Decomposing computations



Lift computes with depth > 3

hdr.tmp = hdr.f1 + hdr.f2 hdr.value = ite(hdr.tmp + C > hdr.f3, e1, e2)



Table transformations Decomposing computations



hdr.value = **ite**(hdr.tmp + C > hdr.f3, e1, **•••••••**••••••• e2)

------hdr.tmp = hdr.f1 + hdr.f2;

Can be done if split computation does not involve global variables



Synthesis rewrites

Target-dependent rewrite rules Based on ALU Grammars used for Sketch-guided synthesis in CaT (Gao et al.)



SKETCH: a Syntax-guided Synthesis-based technique; Program sketches with holes

R. Alur et al., "Syntax-guided synthesis," 2013 Formal Methods in Computer-Aided Design, Portland, OR, USA, 2013, pp. 1-8, doi: 10.1109/FMCAD.2013.6679385.

Solar-Lezama, A. (2009). The Sketching Approach to Program Synthesis. In: Hu, Z. (eds) Programming Languages and Systems. APLAS 2009. Lecture Notes in Computer Science, vol 5904. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-10672-9_3 49





Synthesis rewrites Stateless ALUs

Inductively defined based on Sketch grammars



Base Case: X and Y are literals or PHV field variable

Induction Step: X and Y represent stateless ALU computations



Synthesis rewrites Stateful ALUs

Based on Sketch grammars



Rewrite rules

Efficiently explores the space of candidate mappings by composing the rewrite rules via Equality Saturation

General-purpose program transformations

?x + ?y => ?y + ?x (?x + ?y) + ?z <=> ?x + (?y + ?z)?x + 0 => ?x ~(?x & ?y) => ~?x | ~?y ?x & ?x => ?x **ite**(true, ?x, ?y) => ?x **ite**(false, ?x, ?y) => ?y Etc...

Table Transformations

Table parallelization Subexpression lifting Table merging Etc...

52 Rules

Sivaraman, Anirudh, Alvin, Cheung, Mihai, Budiu, Changhoon, Kim, Mohammad, Alizadeh, Hari, Balakrishnan, George, Varghese, Nick, McKeown, Steve, Licking. "Packet Transactions: High-Level Programming for Line-Rate Switches." Proceedings of the 2016 ACM SIGCOMM Conference. Association for Computing Machinery, 2016. 52

Synthesis rewrites 1-1 to sketch grammars in CaT (Gao et al.)

?x + ?y => alu_add ?x ?y if **mapped**(?x) & **mapped**(?y)

?V = ite(?x == ?y, ?x + ?z, ?x) => **stateful_alu**(if, ?V, ?x == ?y, ?x + z, ?x) if ...

10 Rules

Tofino: 11 Rules Domino: 21 Rules



Extraction Goal: Extract min-depth computation tree



$cost(T_1) + cost(T_2)$



$\max\left(\operatorname{cost}(T_1), \operatorname{cost}(T_2)\right)$



Extraction Goal: Extract min-depth computation tree





Extraction Goal: Extract min-depth computation tree





ite $(mapped(f(X, Y)), max(Cost(X), Cost(Y)) + 1, \infty)$

Only allow extracting computations that are already mapped to target backends





$\mathscr{C}(\mathscr{P}) =$ Minimum number of stages required to map \mathscr{P}

Extraction



Evaluations

RQ2: Efficacy of CatsTail: stage utilization compared with CaT RQ3: Does the extraction always succeed?

- RQ1: Efficiency of CatsTail: synthesis time compared with the previous work CaT (Gao et al.)



Evaluations

RQ1: Efficiency of CatsTail: synthesis time compared with the previous work CaT (Gao et al.)

Experiments setup:

Target Backends: Intel Tofino and Domino (Banzai) ALUs

Input programs: 8 P4 programs with real-word applications, including:

Rewrite Rules:

For the Tofino backend, we enable all the synthesis rewrite For the Domino backend, we ran two sets of experiments:

- **1.** Full: All synthesis rewrite rules
- **2.** Sk: synthesis rewrite rules corresponding to the sketch grammar CaT used in their benchmark

- Rate control protocol, Packet sampling, Flowlet Switching, Stateful firewall, Blue increase/decrease, Marple flow





X: Benchmark cases. Y: Synthesis time (ms), in log-scale

Evaluations

RQ1: Efficiency of CatsTail: synthesis time compared with the previous work CaT (Gao et al.)

Successfully synthesized



~an order of magnitude faster in synthesis



Evaluations



Successfully synthesized Orders of magnitude faster

RQ1: Efficiency of CatsTail: synthesis time compared with the previous work CaT (Gao et al.)

CatsTail-Full

CatsTail ran with all rewrite rules

CatsTail-Sk

Similar to CatsTail-Full except the synthesis rules only include those corresponds to sketches used in CaT

CaT

CaT synthesis time



Evaluations

RQ2: Efficacy of CatsTail: stage utilization compared with CaT

Table 1. Comparison of the number of stages required to map the synthesized program given by CATSTAIL and CaT [Gao et al. 2023] to Intel Tofino switches and Domino switches.

| Benchmark | # Stages on Domino | | # Stages on Tofino | |
|-------------------|---------------------------|-----|--------------------|-----|
| | CatsTail | CaT | CatsTail | CaT |
| RCP | 2 | 2 | 1 | 1 |
| Sampling | 2 | 2 | 1 | 1 |
| Blue Increase | 4 | 4 | 1 | 1 |
| Flowlet Switching | 3 | 3 | 2 | 2 |
| Marple Flow NMO | 2 | 3 | 2 | 2 |
| Marple New Flow | 2 | 2 | 1 | 1 |
| Stateful Firewall | 4 | 4 | - | - |
| Learn Filter | 3 | 3 | - | |

Same numbers of stage required

Nested ifs not supported by Tofino switch



Evaluations RQ3: Does the extraction always succeed?



Incompleteness of general purpose / table transformation rules





Evaluations RQ3: Does the extraction always succeed?

// process packets
If some_func(p.src)
 p.ciallo = 1
else
 P.drop = 1





RQ1: Efficiency of CatsTail: synthesis time compared with the previous work CaT (Gao et al.)

Orders of magnitude faster compared with CaT, thanks to the scalability of egg

RQ2: Efficacy of CatsTail: stage utilization compared with CaT

Stage utilization is as good as CaT

RQ3: Does the extraction always succeed?

No, but we can work around

Evaluations





Report

https://www.cs.princeton.edu/~dh7120/ assets/papers/COS539Report.pdf



Prototype

https://github.com/AD1024/CatsTail/



- 1. Brief introduction to equality saturation
- 2. Term Extraction for equality saturation (Part A)
- 3. Applying equality saturation for network resource synthesis (Part B)
- 4. (If time permits) Ongoing project of invariant synthesis for distributed systems

Outline



Recent project: Plnfer Learning invariants for distributed systems from traces



Desai, Ankush, Vivek, Gupta, Ethan, Jackson, Shaz, Qadeer, Sriram, Rajamani, Damien, Zufferey. "P: safe asynchronous event-driven programming." Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation. Association for Computing Machinery, 2013.



Recent project: Plnfer Learning invariants for distributed systems from traces



Desai, Ankush, Vivek, Gupta, Ethan, Jackson, Shaz, Qadeer, Sriram, Rajamani, Damien, Zufferey. "P: safe asynchronous event-driven programming." Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation. Association for Computing Machinery, 2013.



Recent project: Plnfer Learning invariants for distributed systems from traces



Desai, Ankush, Vivek, Gupta, Ethan, Jackson, Shaz, Qadeer, Sriram, Rajamani, Damien, Zufferey. "P: safe asynchronous event-driven programming." Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation. Association for Computing Machinery, 2013.



Invariant learning: Related works



24, 2020, Proceedings, Part II, 2020, pp. 190-202.

Design and Implementation (NSDI 21). USENIX Association, 2021.

Systems Design and Implementation (OSDI 22). USENIX Association, 2022.

Operating Systems Design and Implementation (OSDI 21). USENIX Association, 2021.

- K. McMillan, O. Padon, "Ivy: A Multi-modal Verification Tool for Distributed Algorithms," in Computer Aided Verification: 32nd International Conference, CAV 2020, Los Angeles, CA, USA, July 21-Travis Hance, Marijn Heule, Ruben Martins, Bryan Parno. "Finding Invariants of Distributed Systems: It's a Small (Enough) World After All." 18th USENIX Symposium on Networked Systems Jianan Yao, Runzhou Tao, Ronghui Gu, Jason Nieh. "DuoAI: Fast, Automated Inference of Inductive Invariants for Verifying Distributed Protocols." 16th USENIX Symposium on Operating Jianan Yao, Runzhou Tao, Ronghui Gu, Jason Nieh, Suman Jana, Gabriel Ryan. "DistAI: Data-Driven Automated Invariant Learning for Distributed Protocols." 15th USENIX Symposium on



Invariant learning

Challenges:

1. Huge search space: many valid predicates over events and payloads

2. Efficiency: enumerating logical connectives is computationally computationally intractable

PInfer

- Brute-force enumeration leads to vacuously true/false invariants, which are not useful for production systems
 - **Trace Grammar that focuses useful predicates**
 - Formulate invariant learning as a boolean function learning problem







